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Abstract—In this contribution, we present a multiple-
input multiple-output (MIMO) transceiver scheme for
high-speed chip-to-chip communication over low-cost elec-
trical interconnects. Linear MIMO pre-equalization at the
transmitter is combined with decision feedback equal-
ization (DFE) at the receiver to counteract the adverse
effect of inter symbol interference (ISI) and crosstalk (XT).
Considering an energy constraint at the transmit side, we
derive elegant closed-form expressions for the equalization
filters under a minimum mean square error (MMSE)
criterion. Numerical analysis shows that the combination
of linear MIMO pre-equalization and MIMO DFE allows
to significantly improve the reliability of future high-speed
off-chip communication.
I. INTRODUCTION
Due to the ever increasing bit rates that are required
on low-cost dispersive electrical chip-to-chip intercon-
nects, severe signal integrity issues are currently being
dealt with. High-frequency attenuation of the transmitted
signal, caused by skin effect and dielectric loss, gives
rise to inter symbol interference (ISI), whereas crosstalk
(XT) originating from mutual coupling between neigh-
boring wires further degrades the signal quality. In order
to combat ISI, most state-of-the-art transceivers apply
non-linear decision feedback equalization (DFE) at the
receiver or Tomlinson-Hirashima precoding (THP) at the
transmitter [1]–[4]. In addition, numerous XT cancel-
lation techniques have been proposed, such as [5]–[8].
Since XT is expected to dramatically increase because
of growing bit rates and reduced circuit dimensions,
attempting to exploit the useful information in the XT
signals seems to be more advantageous and effective than
XT cancellation. In [9], multiple-input multiple-output
(MIMO) pre-equalization using THP was proposed to
improve the reliability of 10 Gbps Ethernet over UTP
cables, also known as 10GBASE-T. However, also on
electrical chip-to-chip interconnects, XT can be put to
good use by applying linear MIMO equalization at the
receiver side, as shown in [10]. These results were
further improved in [11] by applying DFE. In the latter
scheme, however, both the feedforward and the feedback
equalization filters are situated at the receiver side, which
demands additional chip area and increases the power
consumption. In order to distribute the required chip
area and power consumption among the transmitter and
the receiver chip, we propose in this paper to move
the MIMO feedforward filter from the receiver to the
transmitter side. The resulting combination of linear
MIMO pre-equalization at the transmitter, also called
pre-emphasis, and MIMO DFE at the receiver is shown
to significantly improve the reliability of future high-
speed chip-to-chip communication over low-cost elec-
trical interconnects. Given a transmit energy constraint,
we derive an elegant closed-form matrix expression for
the finite impulse response (FIR) pre-equalization and
feedback filters under a minimum mean square error
(MMSE) criterion.
II. SYSTEM MODEL
Fig. 1 displays a baseband communication scheme
transmitting L real-valued data streams fa(l)(k)g, with
1  l  L, at a symbol rate 1=T ; the symbol streams
are assumed to be spatially and temporally independent,
i.e., E

a(l1)(k1) a
(l2)(k2)

= 2al1 l2k1 k2 . Before
being applied to the MIMO pre-equalization matrix
Hpr, the data symbols are upsampled by a factor Npr,
i.e., (Npr   1) zeroes are inserted between every two
symbols. Hence, the LL pre-equalization filters operate
at (a multiple of) the symbol rate 1=T pr = Npr=T ; the
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Figure 1: MIMO DFE scheme.
impulse response h(r;p)pr (m) of the pre-equalizer filter
linking the p-th input of the equalization matrix with
the r-th output is assumed to be the (r; p)-th entry of
Hpr. In this way, the l-th output of Hpr is obtained as
the sum of the outputs of the L pre-equalization filters
h
(l;p)
pr (m), with 1  p  L. The L outputs of the pre-
equalization matrix are each applied to a pulse shaping
filter Htr(f) and transmitted on a typical electrical chip-
to-chip interconnect consisting of L parallel lanes. The
continuous-time signal at the outputs of the transmitter
can be written as
s(t) =
LX
q=1
X
k
s
(q)
k (t); (1)
where s(q)k (t) is the signal transmitted on the q-th output
of the transmitter corresponding to the symbol vector
a(k) = (a(1)(k); : : : ; a(L)(k))T, with the superscript T
denoting matrix transpose:
s
(q)
k (t) =
LX
p=1
X
n
a(p)(k)h(q;p)pr (n)htr(t  kT   nTpr):
(2)
The L direct channels between the transmitter and the
receiver along with the XT channels are captured by
the channel matrix Hch(f); the (r; p)-th entry H
(r;p)
ch (f)
denotes the frequency response between the p-th trans-
mitter and the r-th receiver, with 1  r; p  L. At the
receiver, the L signals affected by channel dispersion and
XT, are each filtered by an analog receiver filter Hrec(f)
and sampled at the symbol rate 1=T ; note that the sam-
pling instants fkT + "Tg depend on the sampling phase
". The stationary noise at the receiver is represented
by the additive noise samples n(1)(k); : : : ; n(L)(k). The
variables u(l)(k) based on which the symbol decisions
are taken, are obtained by subtracting from the received
samples the outputs of the MIMO equalizer matrix HFB
representing the LL symbol-spaced feedback equalizer
filters and scaling the result with a factor 1=. Note that
the pre-equalization filters operate at the rate Npr=T ,
whereas the feedback filters operate at the symbol rate
1=T . Furthermore, the feedback filters are strictly causal,
since only past symbol decisions can be applied to
the inputs of HFB. If the off-diagonal equalizer filters
h
(r;p)
pr (m) = 0 and h
(r;p)
FB (m) = 0, 8m and with r 6= p,
the MIMO system from Fig. 1 degenerates to a SISO pre-
equalization scheme with DFE at the receiver. When all
feedback filters have zero coefficients only, the MIMO
DFE scheme reduces to a linear MIMO pre-equalization
scheme.
III. MMSE MIMO DFE
Assuming that the past symbol decisions which are
applied to the feedback filter are correct, the outputs
fu(l)(k)g of the MIMO DFE equalization scheme, with
1  l  L, are given by
u(l)(k) =
1

"
LX
p=1
X
m
h(l;p)(m) a(p)(k  m)
+n(l)(k) 
LX
p=1
X
m>0
h
(l;p)
FB (m) a
(p)(k  m)
#
;
(3)
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where h(l;p)(m) is defined as
h(l;p)(m) =
LX
q=1
X
m1
h(q;p)pr (m1) g
(l;q)(mNpr m1) (4)
and the sequences fg(l;q)(m)g, with 1  l; q  L,
are obtained by sampling at instants fmTpr + "Tg
the impulse responses of the corresponding cascades
Htr(f)H
(q;p)
ch (f)Hrec(f). Ideally, in the absence of
noise, ISI and XT, we should have u(l)(k) = a(l)(k).
In practice, the pre-equalization and feedback filters
are finite impulse response (FIR) filters with a limited
number of filter taps; we assume h(r;q)pr (m) = 0 for m =2
[ Lpr;min; Lpr;max], yielding Lpr = Lpr;min+Lpr;max+
1 taps per pre-equalization filter, and h(r;q)FB (m) = 0 for
m =2 [1; LFB], yielding LFB taps per feedback filter. In
order to enable convenient matrix notation, we introduce
the (LLpr)  L block matrix Hpr comprising all pre-
equalizer coefficients:
Hpr =
264
Hpr( Lpr;min)
...
Hpr(Lpr;max)
375 ; (5)
where the (l; q)-th entry of the L  L matrix Hpr(m)
is given by h(l;q)pr (m). Similarly, the (l; q)-th entry of
the L  L matrix HFB(m) is given by h(l;q)FB (m), with
m = 1; : : : ; LFB. The samples fg(q;p)(m)g are included
in the L  (LLpr) block matrix G(m) as follows
G(m) =
264
G (mNpr + Lpr;min)
T
...
G (mNpr   Lpr;max)T
375
T
; (6)
where the (q; p)-th entry of the L  L matrix G(m)
is given by g(q;p)(m). The sequences fg(q;p)(m)g are
assumed to have limited time duration, i.e., g(q;p)(m) =
0 for m =2 [ Lg;min; Lg;max], such that the number
of non-zero matrices G(m) is limited to the interval
[ LG;min; LG;max], where8><>:
LG;min =
j
Lg;min+Lpr;min
Npr
k
LG;max =
j
Lg;max+Lpr;max
Npr
k ; (7)
with bxc denoting the floor function. By introducing
the L-dimensional column vectors n(k) and u(k), the
l-th elements of which are given by n(l)(k) and u(l)(k),
respectively, the vector of decision variables u(k) can
be written as
u(k) =
1

" X
m2	G
H(m)a(k  m)
+n(k) 
X
m2	FB
HFB(m)a(k  m)
#
; (8)
where 	G = [ LG;min; LG;max], 	FB = [1; LFB], and
H(m) = G(m)Hpr: (9)
Taking (8) and (9) into account, the error vector e(k) =
u(k)   a(k) between the actual output u(k) and the
target output a(k) can be written as
e(k) =
1

" X
m2	FB

H(m)  HFB(m)

a(k  m)
+n(k) +
X
m2	pr
(H(m)  m IL) a(k  m)
35 ;
(10)
where 	pr = 	G n 	FB. As a performance measure
for the proposed equalization scheme, we introduce the
normalized mean square error (MSE) caused by noise,
ISI, and XT:
MSE ,
E
h
ke(k)k2
i
E
h
ka(k)k2
i : (11)
The equalization filters are selected so as to minimize
the MSE under the restriction that the average transmit
energy per symbol interval is limited to LEs, i.e.,
E
24 +1
 1

LX
q=1
s
(q)
k (t)

2
dt
35 = LEs: (12)
It is readily verified that (2) and (12) yield the following
energy constraint:
2atr

H
T
prGtrHpr

= LEs; (13)
where the elements of the (LLpr)  (LLpr) matrix Gtr
are given by
(Gtr)n1;n2 =
 +1
 1
htr (t)htr (t+ (n1   n2)Tpr) dt:
(14)
Taking (10) into account and using Lagrange multipliers
to obtain the equalization filters that minimize the MSE
3
(11) under the energy constraint (13), the Lagrangian is
given by
 =
1
L2a
2
"
2a
X
m2	FB
G(m)Hpr   HFB(m)2
+2a
X
m2	pr
G(m)Hpr   m IL2 + tr (Rn)
35
+ 

2atr

H
T
prGtrHpr

  LEs

; (15)
where  is the Lagrange multiplier and the L  L
autocorrelation matrix Rn is defined as
Rn , E

n(k)n(k)T

: (16)
Obviously, for any given pre-equalization matrix Hpr,
the Lagrangian (15) is minimized by selecting the feed-
back filters for m 2 	FB as
HFB(m) = G(m)Hpr: (17)
From (17) it follows that minimizing (15) with respect to
the pre-equalization matrix Hpr results in the following
MMSE pre-equalizer:
Hpr;MMSE = A
 1G(0)T; (18)
where
A ,
X
m2	pr
G(m)TG(m) + Gtr: (19)
Finally, the optimal values for  and  can be obtained
from the energy constraint (13) and the derivative of the
Lagrangian (15) with respect to , which yields
 =
tr

H
T
prGtrHpr

LEs
(20)
and
 =
s
2a
LEs
tr
 
G(0)AGtrA 1G(0)T

: (21)
IV. NUMERICAL RESULTS
In this section, the performance of the proposed
MMSE MIMO pre-equalization scheme with DFE at the
receiver is illustrated on a 4  4 MIMO channel with
strong XT, obtained from simulating an electrical chip-
to-chip interconnect consisting of 4 adjacent stripline
traces or lanes on a multilayer PCB. The transmit filters
are assumed to generate unit-energy rectangular pulses
with length T whereas the receiver filters are unit-energy
square-root raised-cosine filters with a 3 dB bandwidth
of 1=(2T ) and a roll-off factor  = 0:3. Furthermore,
we use a 2-PAM constellation and assume that the noise
samples n(l)(k) are spatially and temporally independent
real-valued zero-mean Gaussian random variables with
variance N0=2:
E
h
n(p1)(k1)n
(p2)(k2)
i
= N0=2 p1 p2k1 k2 :
When the sampling phase " = 0, it is assumed that
the impulse response corresponding to the frequency re-
sponseHtr(f)H
(1;1)
ch (f)Hrec(f) is sampled at the instant
it reaches its maximum value. Since the filter coefficients
can be computed offline, the complexity of the pro-
posed equalization systems is mainly determined by the
discrete-time filter operations. Hence, the total number of
filter taps can be considered a valid complexity measure
for both MIMO and SISO equalization systems.
Assuming Es=N0 = 20dB and a bit rate of Rb = 30
Gbit/s per lane, we display in Fig. 2 the 1/MSE curves
as a function of the sampling phase " for several equal-
ization schemes, for Npr = 1 and Npr = 2. We consider
both the proposed pre-equalization scheme combined
with DFE at the receiver side as well as a linear pre-
equalization scheme without DFE (LFB = 0). In addi-
tion, we show the MSE performance resulting from the
linear MIMO post-equalization scheme at the receiver
(Rx) side from [10] and the DFE scheme at the receiver
side from [11]; in the latter two schemes, upsampling at
the transmitter (Npr = 2) is replaced by oversampling at
the receiver (Npo = 2). It is observed from Fig. 2a that
moving the feedforward filters from the receiver to the
transmitter side does not affect the MSE performance of
the linear and DFE MIMO equalization schemes when
Npr = 1. However, when Npr = 2, Fig. 2b shows that
the MIMO pre-equalization schemes slightly outperform
the MIMO post-equalization schemes. It also follows
from Fig. 2a that the proposed MIMO DFE scheme
with Lpr = 7 (i.e., Lpr;min = Lpr;max = 3) and
LFB = 4 achieves a performance improvement of about
1 dB as compared to an equivalent SISO DFE scheme
with Lpr = 7 and LFB = 0, at the cost of increased
complexity. However, even by increasing the number
of filter taps of the SISO DFE scheme (Lpr = 28,
LFB = 16) such that both schemes have the same total
number of filter taps, the SISO DFE scheme cannot
compete with the MIMO DFE scheme. Furthermore,
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Figure 2: MSE for SISO and MIMO equalization
schemes with and without DFE (Rb = 30 Gbit/s).
note that the equalization schemes with DFE are less
susceptible to variations of the sampling phase " than the
linear schemes. From Fig. 2b, it follows that upsampling
at the transmitter with a factor Npr = 2 improves
the MSE performance for both the linear and the DFE
schemes and further reduces the dependency of the MSE
on the sampling phase. For the MIMO DFE scheme, the
performance gain due to upsampling amounts to about
1 dB. However, the difference in MSE performance as
compared to the other equalization schemes becomes
much smaller than when Npr = 1.
In Fig. 3, we show the MSE performance of the
equalization schemes from Fig. 2 for a bit rate of
Rb = 60 Gbit/s. It is readily observed that increasing
the bit rate deteriorates the MSE performance for all
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Figure 3: MSE for SISO and MIMO equalization
schemes with and without DFE (Rb = 60 Gbit/s).
equalization schemes. However, for the MIMO DFE
scheme, the degradation is limited to about 3 dB for both
Npr = 1 and Npr = 2, whereas it is much larger for the
linear schemes and the SISO DFE schemes. For instance,
when Npr = 1, the MIMO DFE schemes outperform the
SISO DFE schemes by about 3 dB and the linear MIMO
schemes by about 5 dB; when Npr = 2, the MIMO DFE
schemes outperform their SISO DFE counterparts and
the linear MIMO equalization scheme at the receiver
side by more than 3 dB, whereas the difference with
the linear MIMO pre-equalization scheme amounts to
more than 4 dB. Hence, MIMO pre-equalization with
DFE at the receiver side is clearly shown to be a
promising technique to help facilitate future high-speed
communication over low-cost electrical interconnects.
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In Fig. 4, we show the BER versus Es=N0 for the
SISO and MIMO pre-equalization schemes with DFE
from Figs. 2 and 3. The BER values are anlytically
obtained by averaging the conditional BER over the 10
highest-energy ISI terms and treating the remaining ISI
as additive white Gaussian noise (AWGN). Note that we
consider the SISO DFE scheme with Lpr = 28 such that
all schemes have the same complexity in terms of total
number of filter taps. For each scheme and for each value
of Es=N0, we obtain the optimal sampling phase from
the corresponding 1/MSE curves before computing the
BER. Considering a target BER of 10 12, MIMO DFE
outperforms SISO DFE by more than 1 dB at a bit rate
of Rb = 30 Gbit/s for both Npr = 1 and Npr = 2. In
line with the results from Fig. 2, upsampling by a factor
2 clearly results in an improvement of the BER. At a bit
rate of Rb = 60 Gbit/s, the SISO DFE schemes do not
achieve the target BER due to an error floor, whereas the
MIMO pre-equalization schemes with DFE still perform
very well. At the target BER, the degradation of the
MIMO DFE scheme with Npr = 2 is limited to about
4.5 dB when doubling the bit rate from 30 Gbit/s to 60
Gbit/s per lane.
V. CONCLUSIONS
In this contribution, we derived elegant closed-form
expressions for the FIR filters of an MMSE MIMO
equalization scheme using linear pre-equalization at the
transmitter and DFE at the receiver. We demonstrated
how the proposed MIMO equalization scheme greatly
outperforms its SISO counterpart, even given a total
number of filter taps, when high bit rates are targeted.
Therefore, the proposed scheme can be considered a
promising technique to help facilitate future high-speed
communication over low-cost electrical interconnects.
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